circuits cdr
RSS circuits cdrSort by: Relevance | Date
A 200-Mbps 2-Gbps Continuous-Rate Clock-and-Data-Recovery Circuit
White Paper To receive the data with different bit rates over a wide range without the harmonic-locking issue, two kinds of Clock-and-Data-Recovery (CDR) circuits existed in literature. One is the multirate... [29 Aug 2009]
A 1O-Gb/s CMOS Clock and Data Recovery Circuit
White Paper Clock and Data Recovery (CDR) circuits operating in the 1O-Gb/s range have become attractive for the optical fiber backbone of the Internet. While CDR circuits operating... [22 Oct 2008]
Modeling of Jitter in Bang-Bang Clock and Data Recovery Circuits
White Paper Clock and Data Recovery (CDR) circuits incorporating bang-bang (binary) Phase Detectors (PDs) have recently found wide usage. This paper describes an approach to modeling bang-bang CDR... [22 Oct 2008]
Open-Loop Clock and Data Recovery Systems
White Paper CDR circuits typically use PLLs, but their complexity presents several design challenges : the input data stream is random and is usually in Non-Return-to-Zero (NRZ) data format, and little energy exists... [22 Oct 2008]
Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems
White Paper Clock recovery using Phase-Locked Loops (PLL) with binary (bang-bang) or ternary-quantized phase detectors has become increasingly common starting with the advent of fully monolithic Clock and Data Recovery (CDR)... [07 Oct 2008]
