White Papers
A SystemC Transaction Level Model for the MIPS R3000 Processor
Category: Desktops, Laptops and OS, Servers and Server OS
Tags: management, applications, data
Overview Processor cores in embedded applications build today the cornerstone of System-on-Chip designs. Among the most successful RISC (Reduced Instruction Set Computer) cores are the MIPS processors used in applications such as DVD, automotive, broadband access, networking, etc. This paper designs and verifies a Transaction Level Modeling (TLM) architecture of the MIPS R3000 in SystemC. The TLM in SystemC is adopted so that abstract data types can be used for higher level modeling and faster simulation. The processor is implemented such that the instruction and data caches contain all the necessary instructions and data to eliminate complex memory access management, respectively.
- Publisher
- Concordia University
- File Format
- Date Published
- Nov 26, 2008
- Format
- White Papers
- Topics
- RISC-Based Servers, Processors
Similiar White Papers
Preparing for Intel Extended Memory 64 Technology
The recent introduction of Intel?s new Extended Memory 64 Technology (EM64T) marked a major milestone in the evolution o
Publisher: Dell | Tags: applications, intel, server, x86
Migrating From UNIX/RISC to Red Hat Enterprise Linux on Intel Processor-Based Servers: Driving Higher Value Deep Into the Data Center
Red Hat Enterprise Linux running on Intel processor-based servers is helping companies cut TCO by up to 50 percent and m
A Super Scalar Sort Algorithm for RISC Processors
The compare and branch sequences required in a traditional sort algorithm can not efficiently exploit multiple execution
Optimizing Pipeline for a RISC Processor With Multimedia Extension ISA
The 32-bit extensible embedded processor RISC3200 originating from an RTL prototype core is intended for low-cost consum
Publisher: Zhejiang University | Tags: cpi, data
Batch Processing Tasks Are 40 Percent Faster With Dell PowerEdge Servers
DataVision was seeking an alternative hardware solution to recommend to its banking clients, which would offer high perf
Concordia University White Papers
A Two-Stage Plug-in Bandwidth Selection and Its Implementation for Covariance Estimation
The two most popular bandwidth choice rules for kernel HAC estimation have been proposed by Andrews (1991) and Newey and
Publisher: Concordia University | Tags: kernel
Distributed, Multi-Threaded Verification of Java Programs
Extended Static Checking (ESC) is a fully automated formal verification technique and is generally quite efficient, as f
Publisher: Concordia University | Tags: java, vcs, verified
Automated Data Acquisition and Planning of Highway Construction
This paper briefly describes a model, designed to automate data acquisition and analysis for planning and scheduling hig
Publisher: Concordia University | Tags: data, network
Featured white papers
-
The Value of Location Intelligence in the Communications Industry
Public Services are under pressure, the challenge is to do more with less. How do you improve citizen satisfaction, increase cost efficiencies and improve service delivery? The power of location intelligence is helping many local authorities...
-
Best Practices for Translating Customer Satisfaction into Revenue
Today's support organisations are focused on two top-level metrics: financial results and customer satisfaction. For most, it's easy to track financial performance, but customer satisfaction is akin to speaking a foreign language...
-
HP print solutions and 3M
The objective for 3M was to optimize office printing infrastructure at 3M locations worldwide, reduce total cost and environmental footprint. Some of the business benefits acheived by switching to HP print solutions...
-
Check out these top business apps for your iPhone
-
Inside a Microsoft datacentre
-
Green IT without losing your edge
-
Peter Cochrane's latest video blog
-
What you need to know about Windows 7