White Papers

A SystemC Transaction Level Model for the MIPS R3000 Processor

Overview Processor cores in embedded applications build today the cornerstone of System-on-Chip designs. Among the most successful RISC (Reduced Instruction Set Computer) cores are the MIPS processors used in applications such as DVD, automotive, broadband access, networking, etc. This paper designs and verifies a Transaction Level Modeling (TLM) architecture of the MIPS R3000 in SystemC. The TLM in SystemC is adopted so that abstract data types can be used for higher level modeling and faster simulation. The processor is implemented such that the instruction and data caches contain all the necessary instructions and data to eliminate complex memory access management, respectively.

Download White Paper

By downloading you agree to our Terms and Conditions. These include information regarding use of your personal data.

Publisher
Concordia University
File Format
PDF
Date Published
Nov 26, 2008
Format
White Papers
Topics
RISC-Based Servers, Processors

Similiar White Papers

Preparing for Intel Extended Memory 64 Technology

Preparing for Intel Extended Memory 64 Technology

The recent introduction of Intel?s new Extended Memory 64 Technology (EM64T) marked a major milestone in the evolution o

Publisher: Dell  |  Tags: applications, intel, server, x86

Migrating From UNIX/RISC to Red Hat Enterprise Linux on Intel Processor-Based Servers: Driving Higher Value Deep Into the Data Center

Migrating From UNIX/RISC to Red Hat Enterprise Linux on Intel Processor-Based Servers: Driving Higher Value Deep Into the Data Center

Red Hat Enterprise Linux running on Intel processor-based servers is helping companies cut TCO by up to 50 percent and m

Publisher: Intel  |  Tags: intel, linux, tco

A Super Scalar Sort Algorithm for RISC Processors

A Super Scalar Sort Algorithm for RISC Processors

The compare and branch sequences required in a traditional sort algorithm can not efficiently exploit multiple execution

Publisher: IBM  |  Tags: data

Optimizing Pipeline for a RISC Processor With Multimedia Extension ISA

Optimizing Pipeline for a RISC Processor With Multimedia Extension ISA

The 32-bit extensible embedded processor RISC3200 originating from an RTL prototype core is intended for low-cost consum

Publisher: Zhejiang University  |  Tags: cpi, data

Batch Processing Tasks Are 40 Percent Faster With Dell PowerEdge Servers

Batch Processing Tasks Are 40 Percent Faster With Dell PowerEdge Servers

DataVision was seeking an alternative hardware solution to recommend to its banking clients, which would offer high perf

Publisher: Intel  |  Tags: intel, poweredge

Concordia University White Papers

A Two-Stage Plug-in Bandwidth Selection and Its Implementation for Covariance Estimation

A Two-Stage Plug-in Bandwidth Selection and Its Implementation for Covariance Estimation

The two most popular bandwidth choice rules for kernel HAC estimation have been proposed by Andrews (1991) and Newey and

Publisher: Concordia University  |  Tags: kernel

Distributed, Multi-Threaded Verification of Java Programs

Distributed, Multi-Threaded Verification of Java Programs

Extended Static Checking (ESC) is a fully automated formal verification technique and is generally quite efficient, as f

Publisher: Concordia University  |  Tags: java, vcs, verified

Automated Data Acquisition and Planning of Highway Construction

Automated Data Acquisition and Planning of Highway Construction

This paper briefly describes a model, designed to automate data acquisition and analysis for planning and scheduling hig

Publisher: Concordia University  |  Tags: data, network