White Papers

Energy Based Analysis of Embedded Microprocessor Cache Design

Overview This paper focuses on performing a broad exploration of the embedded processor cache design space in order to determine the energy consumption and performance characteristics of alternative cache designs. Using simulators and energy modeling frameworks, they seek to study different alternatives and identify the parameters critical for reducing energy consumption in caches. Based on the design space exploration, they identify cache size as the primary candidate for energy reduction. They explore different design alternatives that seek to reduce cache size without significantly affecting performance. They perform a re-analysis of a seminal work in low energy cache design which seeks to use reduction in cache size to curb energy consumption.

By downloading you agree to our Terms and Conditions. These include information regarding use of your personal data.

Publisher: University of California
File Format: PDF
Date Published: Dec 4, 2008
Format: White Papers
Topics: Embedded Microprocessors, Microprocessors

Similiar White Papers

NAND Flash Applications Design Guide

This detailed white paper from Toshiba America Electronic Components, Inc. provides product designers, engineers, and de

Publisher: Toshiba | Tags: developers, management, nand

Comparing Multi-Core Processors for Server Virtualization

Rob Carpenter shares highlights from his whitepaper on his data center virtualization performance testing of the new Qua

Publisher: Intel | Tags: data, intel

Accelerating EDA Application Performance with 45nm Quad-Core Processors

Intel IT and Synopsys conducted a joint performance assessment of 64-bit Intel multi-core platforms running Synopsys Pro

Publisher: Intel | Tags: intel

Design of a DSP Unit for 32-Bit Embedded EISC Microprocessor

This paper designed a low hardware cost and fast DSP unit for 32-bit embedded EISC (Expanded Instruction Set Computer) m

Publisher: Yonsei University | Tags: microprocessor

Improving the Performance of Embedded Superscalar Microprocessors by Adding Partial Pipelines

This paper introduces adding a "Partial" pipeline to a base embedded superscalar microprocessor implementation to achiev

Publisher: University of York | Tags: benchmark, ip, microprocessor

University of California White Papers

Stateless Load Balancing Over Multiple MPLS Paths

Featured white papers

The Value of Location Intelligence in the Communications Industry

Pitney Bowes

Public Services are under pressure, the challenge is to do more with less. How do you improve citizen satisfaction, increase cost efficiencies and improve service delivery? The power of location intelligence is helping many local authorities...

Download now »
Best Practices for Translating Customer Satisfaction into Revenue

Citrix Online

Today's support organisations are focused on two top-level metrics: financial results and customer satisfaction. For most, it's easy to track financial performance, but customer satisfaction is akin to speaking a foreign language...

Download now »
HP print solutions and 3M

Hewlett-Packard (HP)

The objective for 3M was to optimize office printing infrastructure at 3M locations worldwide, reduce total cost and environmental footprint. Some of the business benefits acheived by switching to HP print solutions...

Download now »