White Papers

Package Technology to Address the Memory Bandwidth Challenge for Tera-Scale Computing

Category: Desktops, Laptops and OS, Networking and Communications

Overview Tera-scale computing stresses the platform architecture with memory bandwidth being a likely bottleneck to processor performance that presents unique challenges to CPU packaging. This paper describes the evolution in packaging technology with each processor generation to meet increasing memory bandwidth needs and the revolution in package technology required for tera-scale computing needs. The scope and focus of the paper are primarily design and electrical performance challenges. The paper discusses a potential roadmap of transitions in package architecture and technology that evolves from today's off-package memory scenario to increasingly complex on-package integrated memory architectures. An overall treatment of memory hierarchy, including off-die memory approaches, is not within the scope of this paper, but relevant to the overall challenge of enabling higher bandwidth.

By downloading you agree to our Terms and Conditions. These include information regarding use of your personal data.

Publisher: Intel
File Format: PDF
Date Published: Jul 11, 2008
Format: White Papers
Topics: Processors, Bandwidth Issues

Similiar White Papers

Scheduling to Overcome the Multi-Core Memory Bandwidth Bottleneck

Need more compute servers but don't have room for them? Or maybe one doesn't have enough electrical capacity to feed the

Publisher: Hewlett-Packard | Tags: applications

Bandwidth Adaptive Snooping

This paper advocates that cache coherence protocols use a bandwidth adaptive approach to adjust to varied system configu

Publisher: University of Wisconsin-Madison | Tags: network, unicast

High-Bandwidth Address Translation for Multiple-Issue Processors

In an effort to push the envelope of system performance, microprocessor designs are continually exploiting higher levels

Publisher: University of Wisconsin-Madison | Tags: microprocessor

Efficient Use of Memory Bandwidth to Improve Network Processor Throughput

This paper considers the efficiency of packet buffers used in packet switches built using Network Processors (NPs). Pack

Publisher: Purdue University | Tags: dram, routers

An Introduction to the Intel QuickPath Interconnect

With its high-bandwidth, low-latency characteristics, the Intel QuickPath Interconnect advances the processor bus evolut

Publisher: Intel | Tags: intel

Intel White Papers

Choosing the Right Hardware for Server Virtualization

Take business PCs to the next leve: Improve security and remote manageability with Intel? vPro? technology-based notebook and desktop PCs

Intel? Centrino? 2 with vPro? technology for notebook PCs and Intel? Core?2 processor with vPro? technology for desktop

Publisher: Intel | Tags: intel, it management, management, os, pc, pcs, unified

Featured white papers

The Value of Location Intelligence in the Communications Industry

Pitney Bowes

Public Services are under pressure, the challenge is to do more with less. How do you improve citizen satisfaction, increase cost efficiencies and improve service delivery? The power of location intelligence is helping many local authorities...

Download now »
Best Practices for Translating Customer Satisfaction into Revenue

Citrix Online

Today's support organisations are focused on two top-level metrics: financial results and customer satisfaction. For most, it's easy to track financial performance, but customer satisfaction is akin to speaking a foreign language...

Download now »
HP print solutions and 3M

Hewlett-Packard (HP)

The objective for 3M was to optimize office printing infrastructure at 3M locations worldwide, reduce total cost and environmental footprint. Some of the business benefits acheived by switching to HP print solutions...

Download now »